for automation and verification of digital design, analog tool development has not kept pace. To cope with this problem, analog designers have turned to using digital alternatives whenever possible. Existing methods for digital design are based on synchronous circuits, which results in suboptimal solutions for mixed-signal systems [1] .
Digital design methods and tools are optimized for synchronous circuits that are governed by a global clock signal. The clocked operation mode, natural for the data processing, might lead to either low responsiveness or power consumption overheads in control modules of mixed-signal systems. On the one hand, the operating frequency must be sufficiently high to promptly react to changes in analog sensor readings. On the other hand, high clocking frequency can potentially result in wasted clock cycles if the sensors' readings change slowly.
Asynchronous circuits can provide greater robustness, reactivity, and power efficiency. However, due to the lack of necessary computer-aided design tools, engineers have to rely on ad hoc development approaches and use extensive simulation to prove correctness of their designs. Furthermore, not only simulation time considerably increases with system's complexity, but also simulation-driven verification is prone to human error and depends on the number and diversity of tests. This may result in longer development times and even the necessity to restart the whole project due to some critical errors found at the final phase. To cope with these problems, a number of methodologies for design and synthesis of asynchronous circuits, as well as formal verification of mixed-signal systems has been developed.
An established method for specification of selftimed circuits in the asynchronous community are signal transition graphs (STGs). They provide excellent capabilities for capturing concurrent behavior of asynchronous circuits, as well as a necessary design notation [2] . An STG is a Petri net (PN), in which transitions are labeled with the rising and falling edges of circuit signals. A number of tools, such as PETRIFY 1 or ATACS, 2 support verification of STG models and logic synthesis, thus paving the way toward automated design of asynchronous circuits. However, STGs have no means to describe the behavior of the analog environment, making full-system verification problematic. Several approaches, such as hybrid automata and hybrid Petri nets, have been proposed to construct abstract models of mixed-signal systems [3] . These models provide formal verification methods for analog/mixed-signal (AMS) designs, reducing the need for conventional simulation methods and improving robustness of the whole system. One particular example of hybrid Petri nets, labeled Petri net (LPN) [4] , can specify timing behavior, discrete events, and continuous dynamics. LPNs include continuous variables that can be sampled in an enabling condition and delay assignment labels on the transitions in the LPN. These continuous variables or their rates of change can be modified by transition firings. In addition, conversion between STG and LPN formats can be done in a straightforward manner, thus making possible analysis of asynchronous control under analog environment with formal methods.
This article introduces a workflow for the design of mixed-signal systems with asynchronous control. As a motivating example, consider the C-element example shown in Figure 1a . This AMS system consists of a C-element, which feeds its output through an inverter to two RC circuits with different time constants. Without knowledge of the analog environment, the designer has to use the complete STG specification from Figure 1b . However, using the proposed workflow, it is possible to discover that A changes before B , leading to the updated STG with added timing assumptions (shown as gray arcs) in Figure 1c . These timing assumptions make other arcs obsolete (shown as dashed arcs) introducing the possibility of control simplification. As a result, it is possible to use an inverter instead of a C-element as shown in Figure 1d .
The main goal of this paper is to introduce the novel automated workflow, which enables formal verification of AMS systems with asynchronous control that has been optimized with correct timing assumptions extracted from the full-system model. The workflow has been applied to generate an LPN model of a buck converter with asynchronous control and identify possibilities for control optimization. The resulting optimized module proves to be more area and delay efficient.
Design workflow
Recent research has addressed existing problems in the design of AMS systems. The tool WORKCRAFT 3 aims to provide formal methods for specification and synthesis of asynchronous circuits. Formal verification of AMS circuits is performed by the tool LEMA [5] . The proposed workflow leverages both of these tools to design mixed-signal circuits with asynchronous digital control. 
WORKCRAFT
WORKCRAFT is a toolset for editing, simulation, synthesis, and verification of interpreted graph models. The tool provides a cross-platform frontend to established synthesis and verification backend tools. A plugin-based architecture enables new models and back-end tools to be integrated into the framework.
One of the key features is the ability to create and manipulate signal transition graphs. WORKCRAFT provides a convenient mechanism for verification of constructed STGs and subsequent high-level synthesis, using one of its back-end tools, such as, PETRIFY [6] or MPSAT [7] .
In [8] , this software is used to create an asynchronous controller for a buck converter based on its timing diagram (TD) specification. The resulting circuit is more power efficient, as well as containing fewer complex gates than an equivalent synchronous design. Moreover, since the input-output latency of the new circuit depends only on the delay of a single gate, the resulting responsiveness is also improved.
LEMA

4 is a tool for the modeling, analysis, and verification of AMS circuits [5] . The formal model utilized by LEMA is an LPN. A feature of LEMA is that it can automatically create LPNs from simulation traces [9] . LEMA also includes a property specification language, LAMP, that allows easy expression of model properties, making formal verification accessible to users unfamiliar with formal methods [10] . Finally, verified models can be converted into SystemVerilog for use in digital only simulations. LEMA has been successfully used to model the behavior and verify the design of several AMS designs [4] , [5] , [10] . Formal verification has been shown to discover problems in both the models and circuit designs that are difficult to find in simulationonly methodologies.
Proposed methodology. WORKCRAFT and LEMA solve two major problems in the design of AMS systems, but there is currently no convenient means to exchange data between them. As a result, the verification process becomes cumbersome and does not provide any information on optimization possibilities for the digital circuit. In order to overcome these shortcomings, a workflow that integrates these two tools, shown in Figure 2 , is under development.
Initially, only an informal specification of the AMS system is given. This specification contains high-level information on system behavior and does not represent internal structure. The first step is system formalization. The digital part is expressed in the STG format, and the analog environment is implemented as a behavioral or circuit model. Next, the STG is verified and used to synthesize a Verilog netlist, using WORKCRAFT. In order to generate a formal model, the system model must be simulated to produce a number of simulation traces. There are two possible ways to do so.
• Full-system simulation: In this approach, the Verilog netlist, obtained from an STG, is combined with the analog circuit environment model, and the system undergoes transient simulation. Although this is an easy and straightforward method, it has a serious drawback. Namely, the resulting trace might not cover all possible states of the environment, making verification limited.
• Simulation of individual modules: In this approach, the analog part of the design is split into individual modules, which are simulated intensively to provide better state coverage. However, special care has to be taken during system partitioning to limit module complexity, while keeping a sufficient level of detail.
After simulation data are obtained, LEMA is able to generate an LPN model for the analog portion of the AMS system. The STG can be automatically converted into the LPN format, and it can be merged with the AMS LPN model to create a model of the entire system. This composite LPN model enables the checking of important properties of the design. If formal verification reveals no problems, then the digital control can be optimized by comparing states in the standalone STG and the one used in combination with the analog environment. Unreachable states can be removed, reducing the complexity of the control circuit. When no optimizations are possible, the designer can proceed to layout implementation. The proposed methodology aims to integrate both tools in a unified environment and to provide a joint workflow for the synthesis and verification of AMS systems with asynchronous control.
Buck control optimization
The described methodology has been applied to the asynchronous control module of a buck converter. The circuit, synthesized from the STG specification, is used in mixed-signal simulation with an analog environment. Using the set of generated simulation traces, a full-system model was generated, which shows possibilities for concurrency and scenario optimizations in the original specification.
Buck converter. Direct current to direct current (dc-dc) converters are an important part of modern digital circuits and are required to provide a stable power supply over long periods of time. A basic power regulator consists of an analog block and a digital controller, as shown in the schematic in Figure 3 . The controller determines the state of NMOS and PMOS transistors as a reaction to Initially, specification of the control module is given as timing diagrams with causal relations between signals. Two possible scenarios are considered: stable state when output capacitor charges up to threshold value during one charge cycle (see Figure 4a) , and startup operation mode during which multiple charge cycles are needed to charge the output capacitor (see Figure 4b ).
The formal specification is derived from the provided diagrams. The resulting STG, Figure 5 , captures behavior of both scenarios. In addition, special care is taken to incorporate the concurrent nature of the transistors' acknowledgments and overcurrent signals.
Model generation. The control circuit, synthesized from the STG, is combined with a Verilog-AMS model of the analog part of buck converter to undergo a series of simulations, using the VIRTUOSO AMS simulation environment. The dynamic resistive load is used to ensure that the system works under different operating conditions.
In order to generate abstract models of the analog components, causal relations between the digital and the corresponding analog signals have to be established. There are two possible types of causality that have to be identified:
• direct causality: an analog signal is directly affected by a digital control signal; • indirect causality: a digital control signal affects an analog signal transitively via some intermediate events.
The voltage on the transistors' gates is in direct correlation with control outputs gp and gn and determines the state of the corresponding acknowledgment signals gp_ack and gn_ack, as shown on Figure 6 . The process of model generation revolves around determining states with unique variable encodings. Values of continuous variables are assigned to different regions or bins, according to the specified thresholds and linearly approximated with ranges of rates. The construction of the LPN is performed by creating transitions with proper variable assignments and guard conditions for input signals. These transitions are linked together in accordance with their evolution in the waveform.
The resulting LPN model shown in Figure 7 captures the presented behavior for signals of the PMOS transistor. The model decides upon voltage evolution rate, depending on input signal state and current voltage value. Transitions charging {1,2} and discharging{1,2} represent charging and discharging processes of the gate capacitor with threshold points specified at the change of the acknowledgment signal. For example, the annotation of the discharging1 transition means that when gp is true and the voltage of the gp_gate signal is above or equal to 4 V, the change of this voltage must be relatively fast (within the shown range between À0.27 and À0.28 V/ns), and then discharging2 shows that as soon as the gp_gate voltage drops below 4 V the rate of discharge becomes slower (within the shown range between À0.03 and À0. 048 V/ns). Special transitions corner{1,2} are essential to prevent voltage from reaching values not present in the original waveform. The model of the acknowledgment signal (upper part of Figure 7 ) communicates with the voltage model (lower part of Figure 7 ) via guard conditions and assigns output values in accordance with the voltage value. For example, the discharge 2 transition is synchronized with the ack_pos transition and charge2 with ack_neg (cf., corresponding events in the waveforms of Figure 6 ). This unique feature of LPNs allows one to construct complex models as a set of small Petri nets with implicit communication via guard variables. A model of the acknowledgment signal of the NMOS transistor is derived in a similar manner.
There is, however, no direct dependency (see Figure 8 ) between digital outputs and the signals responsible for generating UV and OC inputs. The output voltage, as well as current through PMOS transistor, is affected by the inductor current. Thus, an intermediate model of the inductor has to be created first. The model presented in Figure 9a describes the behavior of the inductor's ripple current. Transitions increasing and decreasing set the current rate according to the transistor's state. Overcurrent and undervoltage models are derived in a similar style to the acknowledgment models with inductor current as one of the input signals. The UV model (see Figure 9b ) sets output capacitor charge rate, depending on inductor current. A wide range of rates is needed to model dynamic load.
Optimization method. Once the models of the analog blocks are created, it is possible to obtain a full-system model by directly converting the control STG into LPN format. The resulting model can be used to find possibilities for optimization in the control module.
As a first step, the state graph of the system is reduced via a node contraction algorithm. Connected states with similar vectors of control variables are merged together to reduce the state graph size while maintaining the original graph structure. An example of this reduction process is shown in Figure 10 . Initially full-state graph is traversed and states, where digital control signals (gp, gp_ack, oc) do not change in comparison with all of the preset states, are marked. After that, these marked places are removed and extra arcs are added to the remaining places to preserve the original graph structure.
The reduced state graph is later analyzed to determine the timing relations of the input signals. This timing information can be used in the synthesis process with PETRIFY. Additionally, the reduced state graph can be converted into an STG form, which can be used in WORKCRAFT during the established design flow. Although the original structure of the STG may not be preserved, the new version can show greater optimization potential in the form of scenario elimination.
Results. The proposed workflow has been applied to the optimization of the buck converter control. The optimization method yields a timing dependency between transistors' acknowledgment and overcurrent signals, thus reducing all concurrent places in the original model (see Figure 11a) . While the achieved area and latency reduction are not considerable, these results are achieved in an automated manner, thus promising greater results for more complex projects.
Additionally, a special environment with a small buck capacitor is used to identify extra optimization capabilities. The small capacitance ensured that only one charge cycle is needed for the output voltage to reach the threshold value. As a result it was possible to eliminate scenario in the original STG (see Figure 11b ).
Optimized models are synthesized using PETRIFY and compared against the original model. Results, reported in abstract units, are summarized in Table 1 .
THE DESIGN OF mixed-signal systems is a complex task, which requires expert knowledge in both analog and digital domains. With growing system's complexity, as well as decreasing development cycle, designers are required to use new design methodologies. The usage of asynchronous logic and formal verification can greatly enhance the development process of AMS systems, however, necessary tool support is needed in order for these approaches to become an industrial standard.
The described workflow seeks to combine existing methodologies in an automated solution to streamline the design of AMS systems. The development process is ongoing, and it is organized into several key stages.
• Model generation. The problem of generalizing observed behavior and constructing compact models thereof is well studied in the process mining community [11] . Our future work includes the integration of existing process mining theories and software tools in our workflow.
• Abstract models. The quality of generated models greatly depends on simulation traces. Alternative methods to obtain a system's models from schematic representation are considered. • Optimization method. Currently, the existing optimization algorithm requires a full state graph of the mixed-signal system, which can lead to excessive time and memory consumption. An improved version would construct an optimized STG on the fly during the verification process.
• Additional examples. For the methodology to be accepted, additional examples of AMS systems have to be investigated. Therefore, the primary focus for the future work is the analysis of asynchronous control of multiphase buck converters [12] . 
